

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/615,938	07/13/2000	Kenji Shimazaki	32809	3985	
116	7590 08/14/2002				
PEARNE & GORDON LLP			EXAMINER		
SUITE 1200	OR AVENUE EAST		BARAN, MARY C		
CLEVELAN	D, OH 44114-1484		ART UNIT	PAPER NUMBER	
			2857		
			DATE MAILED: 08/14/2002	DATE MAILED: 08/14/2002	

Please find below and/or attached an Office communication concerning this application or proceeding.

				- De			
		Applicati	inN.	Applicant(s)			
Offic Action Summary		09/615,9	38	SHIMAZAKI ET AL.			
· Ome	Action Summary	Examine	r	Art Unit			
* The 88 A	U INO DATE (4):	Mary Kat		2857			
Priod fr Reply	ILING DATE of this communic	cati n appears on th	e c ver sheet with the c	correspondence address			
Extensions of time after SIX (6) MON If the period for report if NO p	D STATUTORY PERIOD FO DATE OF THIS COMMUNIC may be available under the provisions of THS from the mailing date of this community specified above is less than thirty (30) bly is specified above, the maximum statunin the set or extended period for reply we by the Office later than three months after adjustment. See 37 CFR 1.704(b).	CATION. f 37 CFR 1.136(a). In no ex nication. days, a reply within the sta utory period will apply and will by statute cause the an	vent, however, may a reply be tin tutory minimum of thirty (30) day vill expire SIX (6) MONTHS from	nely filed s will be considered timely. the mailing date of this communication.			
	sive to communication(s) file	d on 13 July 2000					
		b)⊠ This action is	non-final				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims							
•		-li					
	1-8 is/are pending in the app						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	Claim(s) is/are allowed.						
	Claim(s) 1.3 and 5-8 is/are rejected.						
	Claim(s) 2 and 4 is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement. Application Papers							
	ication is objected to by the I	Examiner.					
			objected to by the Exar	miner			
10)⊠ The drawing(s) filed on is/are: a)□ accepted or b)⊠ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12) The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowle	dgment is made of a claim fo	or foreign priority un	der 35 U.S.C. § 119(a))-(d) or (f).			
	a) ☐ All b) ☐ Some * c) ☐ None of:						
1.☐ Cei							
3.☐ Co _l	Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
	14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) 🗌 The tr	ranslation of the foreign langu gment is made of a claim for	uage provisional ap	plication has been rece	eived.			
1) Notice of Reference 2) Notice of Draftspe 3) Information Disclo	ces Cited (PTO-892) rson's Patent Drawing Review (PTC sure Statement(s) (PTO-1449) Pape)-948) er No(s) <u>3</u> .	4) Interview Summary 5) Notice of Informal P 6) Other:	(PTO-413) Paper No(s) atent Application (PTO-152)			
S. Patent and Trademark Office TO-326 (Rev. 04-01)		Office Action Summa	γ	Part of Paper No. 5			

Art Unit: 2857

Page 2

DETAILED ACTION

Drawings

1. The drawings are objected to because the labels have not been translated within the figures. While a separate labeled sheet supplying the translation has been provided, the examiner requests the translation be within the figures. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

2. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2857

Claims 1 and 3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Finman (U.S. Patent No. 5,117,377) in view of Hatsuda (U.S. Patent No. 6,066,177).

Referring to claim 1, Finman teaches analyzing electromagnetic interference which develops in an LSI (see Finman, col. 1 lines 7-12), comprising a correction step of correcting the amplitude of a signal in each node (see Finman, col. 5 lines 3-8), an addition step of adding the signals of all nodes together within a period of time corresponding to one cycle, provided that the thus-corrected signal appears at the time the signal arrives at the node (see Finman, col. 5 lines 8-14), and a frequency analysis step of analyzing the frequency of the signal, calculated in the addition step (see Finman, col. 6 lines 64-68). The examiner interprets the term "generic analyzer" as disclosed in Finman to mean the same as the claimed term "frequency analyzer" (see Finman, col. 12 lines 29-34). Finman does not teach generating a current waveform, and calculating the current, which has been prepared for each change in each node, in accordance with the probability of variation in each node.

Hatsuda teaches providing a current waveform for each path (see Hatsuda, Figure 17; S203, S204), and calculating the current in accordance with the probability of change in each node (see Hatsuda, col. 22 lines 8-12).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Finman to include the teachings of Hatsuda, because calculating the current based on the probability of change allows the system to anticipate the voltage change of the various paths, and this voltage information enables

Art Unit: 2857

a reliable current calculation (see Hatsuda, col. 21 line 59-col. 22 line 12 and col. 4 lines 65-67).

Referring to claim 3, as noted above Finman and Hatsuda teach all. Hatsuda further teaches each node having a plurality of signal transmission paths, and each of the current waveforms (see Hatsuda, Figure 17; S203, S204) is calculated in consideration of a case where each of the paths has a unique probability of change (see Hatsuda, col. 22 lines 8-12) and signal arrive time (see Hatsuda, Figure 17; S02, S201). It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Finman to include the teachings of Hatsuda, because calculating current with respect to circuit delay determines if the current is generated from either a rise or a fall delay and further enables an easy and analytical calculation of the current (see Hatsuda, col. 23 lines 10-28 and col. 4 lines 46-49).

4. Claims 5-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tamaki et al. (U.S. Patent No. 5,784,285) in view of Hatsuda (U.S. Patent No. 6,066,177).

Referring to claims 5 and 7, Tamaki et al. teaches analyzing electromagnetic interference which develops in an LSI (see Tamaki et al., col. 1 lines 5-9), comprising a waveform formation step forming a current estimation waveform (see Tamaki et al., col. 2 line 42) which has been prepared for each change in each node as if the waveform randomly arises within a plurality of predetermined cycles (see Tamaki et al., col. 2 lines

Art Unit: 2857

43-48), adding the thus prepared current estimation waveforms of all nodes to thereby derive a current waveform (see Tamaki et al., col. 2 lines 49-52), and analyzing the frequency of the current waveform, thereby determining a noise characteristic of EMI (see Tamaki et al., col. 5 lines 1-7 and lines 16-20). Tamaki et al. does not teach calculating the current, which has been prepared for each change in each node, in accordance with the probability of change in each node and a time at which a signal arrives at each node.

Hatsuda teaches calculating the current in accordance with the probability of change in each node (see Hatsuda, col. 22 lines 8-12) and a time at which a signal arrives at each node (see Hatsuda, col. 23 lines 10-28).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Tamaki et al. to include the teachings of Hatsuda, because calculating the current based on the probability of change indicates voltage variation of the lines, which enables a reliable calculation of the saturation current (see Hatsuda, col. 21 line 59-col. 22 line 12 and col. 4 lines 65-67).

Referring to claims 6 and 8, as noted above Tamaki et al. and Hatsuda teach all. Hatsuda further discloses a method wherein each node has a plurality of paths and a current is calculated in consideration of a case where each of the paths has a unique probability of change (see Hatsuda, col. 22 lines 8-12) and signal arrival time (see Hatsuda, col. 23 lines 10-28). It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Finman to include the teachings of

Art Unit: 2857

Hatsuda, because calculating current with respect to circuit delay enables an easy and analytical calculation of the time with respect to the current (see Hatsuda, col. 23 lines 10-28 and col. 4 lines 46-49).

Allowable Subject Matter

Claims 2 and 4 are objected to as being dependent upon a rejected base claim, 5. but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

The prior art made of record and not relied upon is considered pertinent to 6. applicant's disclosure.

Fishburn discloses a method and apparatus for calibrating a static timing analyzer to path delay measurements.

Calero discloses a process for producing time dependent waveforms of positive and negative symmetrical sequence components of a power system's voltages or currents.

Barbour et al. discloses a system for receiving and enhancing electromagnetic radiation input signals.

McKim, Jr., et al. discloses an AC test system for measuring current harmonics and voltage variations.

¹ Art Unit: 2857

Page 7

examiner should be directed to Mary Kate Baran whose telephone number is (703) 305-

Any inquiry concerning this communication or earlier communications from the

4474. The examiner can normally be reached on Monday - Friday from 8:00 am to 5:00

pm.

7.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Marc S Hoff can be reached on (703) 308-1677. The fax phone numbers for

the organization where this application or proceeding is assigned are (703) 872-9318 for

regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 308-

1782.

MCB

August 9, 2002

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CEFITER 2800